Layout-Dependent Strain Optimization for p-Channel Trigate Transistors

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

InxGa1-xSb channel p-metal-oxide-semiconductor field effect transistors: Effect of strain and heterostructure design

InxGa1-xSb is an attractive candidate for high performance III-V p-metal-oxide-semiconductor field effect transistors (pMOSFETs) due to its high bulk hole mobility that can be further enhanced with the use of strain. We fabricate and study InxGa1 xSb-channel pMOSFETs with atomic layer deposition Al2O3 dielectric and self-aligned source/drain formed by ion implantation. The effects of strain and...

متن کامل

Preliminary Study on Fixture Layout Optimization Using Element Strain Energy

The objective of positioning the fixture elements in the fixture is to make the workpiece stiff, so that geometric errors in the manufacturing process can be reduced. Most of the work for optimal fixture layout used the minimization of the sum of the nodal deflection normal to the surface as objective function. All deflections in other direction have been neglected. We propose a new method for ...

متن کامل

Fixture Layout Optimization Using Element Strain Energy and Genetic Algorithm

The stiffness of the workpiece is very important to reduce the errors in manufacturing process. The high stiffness of the workpiece can be achieved by optimal positioning of fixture elements in the fixture. The minimization of the sum of the nodal deflection normal to the surface is used as objective function in previous research. The deflection in other direction has been neglected. The 32-1 f...

متن کامل

Layout Dependent Phenomena A New Side-channel Power Model

The energy dissipation associated with switching in CMOS logic gates can be used to classify the microprocessor’s activity. In VLSI design, layout dependent phenomena, such as capacitive crosstalk, become a major contributor to the power consumption and delays of on-chip busses as transistor technology get smaller. These effects may be known to the security community but have received little at...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: IEEE Transactions on Electron Devices

سال: 2012

ISSN: 0018-9383,1557-9646

DOI: 10.1109/ted.2011.2171968